dma.lst 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 1
  2. 1 .cpu cortex-m4
  3. 2 .arch armv7e-m
  4. 3 .fpu fpv4-sp-d16
  5. 4 .eabi_attribute 27, 1
  6. 5 .eabi_attribute 28, 1
  7. 6 .eabi_attribute 20, 1
  8. 7 .eabi_attribute 21, 1
  9. 8 .eabi_attribute 23, 3
  10. 9 .eabi_attribute 24, 1
  11. 10 .eabi_attribute 25, 1
  12. 11 .eabi_attribute 26, 1
  13. 12 .eabi_attribute 30, 6
  14. 13 .eabi_attribute 34, 1
  15. 14 .eabi_attribute 18, 4
  16. 15 .file "dma.c"
  17. 16 .text
  18. 17 .Ltext0:
  19. 18 .cfi_sections .debug_frame
  20. 19 .section .text.MX_DMA_Init,"ax",%progbits
  21. 20 .align 1
  22. 21 .global MX_DMA_Init
  23. 22 .syntax unified
  24. 23 .thumb
  25. 24 .thumb_func
  26. 26 MX_DMA_Init:
  27. 27 .LFB130:
  28. 28 .file 1 "Core/Src/dma.c"
  29. 1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
  30. 2:Core/Src/dma.c **** /**
  31. 3:Core/Src/dma.c **** ******************************************************************************
  32. 4:Core/Src/dma.c **** * @file dma.c
  33. 5:Core/Src/dma.c **** * @brief This file provides code for the configuration
  34. 6:Core/Src/dma.c **** * of all the requested memory to memory DMA transfers.
  35. 7:Core/Src/dma.c **** ******************************************************************************
  36. 8:Core/Src/dma.c **** * @attention
  37. 9:Core/Src/dma.c **** *
  38. 10:Core/Src/dma.c **** * Copyright (c) 2025 STMicroelectronics.
  39. 11:Core/Src/dma.c **** * All rights reserved.
  40. 12:Core/Src/dma.c **** *
  41. 13:Core/Src/dma.c **** * This software is licensed under terms that can be found in the LICENSE file
  42. 14:Core/Src/dma.c **** * in the root directory of this software component.
  43. 15:Core/Src/dma.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
  44. 16:Core/Src/dma.c **** *
  45. 17:Core/Src/dma.c **** ******************************************************************************
  46. 18:Core/Src/dma.c **** */
  47. 19:Core/Src/dma.c **** /* USER CODE END Header */
  48. 20:Core/Src/dma.c ****
  49. 21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  50. 22:Core/Src/dma.c **** #include "dma.h"
  51. 23:Core/Src/dma.c ****
  52. 24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  53. 25:Core/Src/dma.c ****
  54. 26:Core/Src/dma.c **** /* USER CODE END 0 */
  55. 27:Core/Src/dma.c ****
  56. 28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  57. 29:Core/Src/dma.c **** /* Configure DMA */
  58. 30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  59. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 2
  60. 31:Core/Src/dma.c ****
  61. 32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  62. 33:Core/Src/dma.c ****
  63. 34:Core/Src/dma.c **** /* USER CODE END 1 */
  64. 35:Core/Src/dma.c ****
  65. 36:Core/Src/dma.c **** /**
  66. 37:Core/Src/dma.c **** * Enable DMA controller clock
  67. 38:Core/Src/dma.c **** */
  68. 39:Core/Src/dma.c **** void MX_DMA_Init(void)
  69. 40:Core/Src/dma.c **** {
  70. 29 .loc 1 40 1
  71. 30 .cfi_startproc
  72. 31 @ args = 0, pretend = 0, frame = 8
  73. 32 @ frame_needed = 1, uses_anonymous_args = 0
  74. 33 0000 80B5 push {r7, lr}
  75. 34 .LCFI0:
  76. 35 .cfi_def_cfa_offset 8
  77. 36 .cfi_offset 7, -8
  78. 37 .cfi_offset 14, -4
  79. 38 0002 82B0 sub sp, sp, #8
  80. 39 .LCFI1:
  81. 40 .cfi_def_cfa_offset 16
  82. 41 0004 00AF add r7, sp, #0
  83. 42 .LCFI2:
  84. 43 .cfi_def_cfa_register 7
  85. 44 .LBB2:
  86. 41:Core/Src/dma.c ****
  87. 42:Core/Src/dma.c **** /* DMA controller clock enable */
  88. 43:Core/Src/dma.c **** __HAL_RCC_DMA1_CLK_ENABLE();
  89. 45 .loc 1 43 3
  90. 46 0006 184B ldr r3, .L2
  91. 47 0008 5B69 ldr r3, [r3, #20]
  92. 48 000a 174A ldr r2, .L2
  93. 49 000c 43F00103 orr r3, r3, #1
  94. 50 0010 5361 str r3, [r2, #20]
  95. 51 0012 154B ldr r3, .L2
  96. 52 0014 5B69 ldr r3, [r3, #20]
  97. 53 0016 03F00103 and r3, r3, #1
  98. 54 001a 7B60 str r3, [r7, #4]
  99. 55 001c 7B68 ldr r3, [r7, #4]
  100. 56 .LBE2:
  101. 44:Core/Src/dma.c ****
  102. 45:Core/Src/dma.c **** /* DMA interrupt init */
  103. 46:Core/Src/dma.c **** /* DMA1_Channel2_IRQn interrupt configuration */
  104. 47:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
  105. 57 .loc 1 47 3
  106. 58 001e 0022 movs r2, #0
  107. 59 0020 0021 movs r1, #0
  108. 60 0022 0C20 movs r0, #12
  109. 61 0024 FFF7FEFF bl HAL_NVIC_SetPriority
  110. 48:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  111. 62 .loc 1 48 3
  112. 63 0028 0C20 movs r0, #12
  113. 64 002a FFF7FEFF bl HAL_NVIC_EnableIRQ
  114. 49:Core/Src/dma.c **** /* DMA1_Channel3_IRQn interrupt configuration */
  115. 50:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
  116. 65 .loc 1 50 3
  117. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 3
  118. 66 002e 0022 movs r2, #0
  119. 67 0030 0021 movs r1, #0
  120. 68 0032 0D20 movs r0, #13
  121. 69 0034 FFF7FEFF bl HAL_NVIC_SetPriority
  122. 51:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
  123. 70 .loc 1 51 3
  124. 71 0038 0D20 movs r0, #13
  125. 72 003a FFF7FEFF bl HAL_NVIC_EnableIRQ
  126. 52:Core/Src/dma.c **** /* DMA1_Channel6_IRQn interrupt configuration */
  127. 53:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
  128. 73 .loc 1 53 3
  129. 74 003e 0022 movs r2, #0
  130. 75 0040 0021 movs r1, #0
  131. 76 0042 1020 movs r0, #16
  132. 77 0044 FFF7FEFF bl HAL_NVIC_SetPriority
  133. 54:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  134. 78 .loc 1 54 3
  135. 79 0048 1020 movs r0, #16
  136. 80 004a FFF7FEFF bl HAL_NVIC_EnableIRQ
  137. 55:Core/Src/dma.c **** /* DMA1_Channel7_IRQn interrupt configuration */
  138. 56:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  139. 81 .loc 1 56 3
  140. 82 004e 0022 movs r2, #0
  141. 83 0050 0021 movs r1, #0
  142. 84 0052 1120 movs r0, #17
  143. 85 0054 FFF7FEFF bl HAL_NVIC_SetPriority
  144. 57:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
  145. 86 .loc 1 57 3
  146. 87 0058 1120 movs r0, #17
  147. 88 005a FFF7FEFF bl HAL_NVIC_EnableIRQ
  148. 58:Core/Src/dma.c ****
  149. 59:Core/Src/dma.c **** }
  150. 89 .loc 1 59 1
  151. 90 005e 00BF nop
  152. 91 0060 0837 adds r7, r7, #8
  153. 92 .LCFI3:
  154. 93 .cfi_def_cfa_offset 8
  155. 94 0062 BD46 mov sp, r7
  156. 95 .LCFI4:
  157. 96 .cfi_def_cfa_register 13
  158. 97 @ sp needed
  159. 98 0064 80BD pop {r7, pc}
  160. 99 .L3:
  161. 100 0066 00BF .align 2
  162. 101 .L2:
  163. 102 0068 00100240 .word 1073876992
  164. 103 .cfi_endproc
  165. 104 .LFE130:
  166. 106 .text
  167. 107 .Letext0:
  168. 108 .file 2 "d:\\arm-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
  169. 109 .file 3 "d:\\arm-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
  170. 110 .file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302xc.h"
  171. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 4
  172. DEFINED SYMBOLS
  173. *ABS*:00000000 dma.c
  174. C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:20 .text.MX_DMA_Init:00000000 $t
  175. C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:26 .text.MX_DMA_Init:00000000 MX_DMA_Init
  176. C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:102 .text.MX_DMA_Init:00000068 $d
  177. UNDEFINED SYMBOLS
  178. HAL_NVIC_SetPriority
  179. HAL_NVIC_EnableIRQ