| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188 |
- ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 1
- 1 .cpu cortex-m4
- 2 .arch armv7e-m
- 3 .fpu fpv4-sp-d16
- 4 .eabi_attribute 27, 1
- 5 .eabi_attribute 28, 1
- 6 .eabi_attribute 20, 1
- 7 .eabi_attribute 21, 1
- 8 .eabi_attribute 23, 3
- 9 .eabi_attribute 24, 1
- 10 .eabi_attribute 25, 1
- 11 .eabi_attribute 26, 1
- 12 .eabi_attribute 30, 6
- 13 .eabi_attribute 34, 1
- 14 .eabi_attribute 18, 4
- 15 .file "dma.c"
- 16 .text
- 17 .Ltext0:
- 18 .cfi_sections .debug_frame
- 19 .section .text.MX_DMA_Init,"ax",%progbits
- 20 .align 1
- 21 .global MX_DMA_Init
- 22 .syntax unified
- 23 .thumb
- 24 .thumb_func
- 26 MX_DMA_Init:
- 27 .LFB130:
- 28 .file 1 "Core/Src/dma.c"
- 1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
- 2:Core/Src/dma.c **** /**
- 3:Core/Src/dma.c **** ******************************************************************************
- 4:Core/Src/dma.c **** * @file dma.c
- 5:Core/Src/dma.c **** * @brief This file provides code for the configuration
- 6:Core/Src/dma.c **** * of all the requested memory to memory DMA transfers.
- 7:Core/Src/dma.c **** ******************************************************************************
- 8:Core/Src/dma.c **** * @attention
- 9:Core/Src/dma.c **** *
- 10:Core/Src/dma.c **** * Copyright (c) 2025 STMicroelectronics.
- 11:Core/Src/dma.c **** * All rights reserved.
- 12:Core/Src/dma.c **** *
- 13:Core/Src/dma.c **** * This software is licensed under terms that can be found in the LICENSE file
- 14:Core/Src/dma.c **** * in the root directory of this software component.
- 15:Core/Src/dma.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
- 16:Core/Src/dma.c **** *
- 17:Core/Src/dma.c **** ******************************************************************************
- 18:Core/Src/dma.c **** */
- 19:Core/Src/dma.c **** /* USER CODE END Header */
- 20:Core/Src/dma.c ****
- 21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
- 22:Core/Src/dma.c **** #include "dma.h"
- 23:Core/Src/dma.c ****
- 24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
- 25:Core/Src/dma.c ****
- 26:Core/Src/dma.c **** /* USER CODE END 0 */
- 27:Core/Src/dma.c ****
- 28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
- 29:Core/Src/dma.c **** /* Configure DMA */
- 30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
- ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 2
- 31:Core/Src/dma.c ****
- 32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
- 33:Core/Src/dma.c ****
- 34:Core/Src/dma.c **** /* USER CODE END 1 */
- 35:Core/Src/dma.c ****
- 36:Core/Src/dma.c **** /**
- 37:Core/Src/dma.c **** * Enable DMA controller clock
- 38:Core/Src/dma.c **** */
- 39:Core/Src/dma.c **** void MX_DMA_Init(void)
- 40:Core/Src/dma.c **** {
- 29 .loc 1 40 1
- 30 .cfi_startproc
- 31 @ args = 0, pretend = 0, frame = 8
- 32 @ frame_needed = 1, uses_anonymous_args = 0
- 33 0000 80B5 push {r7, lr}
- 34 .LCFI0:
- 35 .cfi_def_cfa_offset 8
- 36 .cfi_offset 7, -8
- 37 .cfi_offset 14, -4
- 38 0002 82B0 sub sp, sp, #8
- 39 .LCFI1:
- 40 .cfi_def_cfa_offset 16
- 41 0004 00AF add r7, sp, #0
- 42 .LCFI2:
- 43 .cfi_def_cfa_register 7
- 44 .LBB2:
- 41:Core/Src/dma.c ****
- 42:Core/Src/dma.c **** /* DMA controller clock enable */
- 43:Core/Src/dma.c **** __HAL_RCC_DMA1_CLK_ENABLE();
- 45 .loc 1 43 3
- 46 0006 184B ldr r3, .L2
- 47 0008 5B69 ldr r3, [r3, #20]
- 48 000a 174A ldr r2, .L2
- 49 000c 43F00103 orr r3, r3, #1
- 50 0010 5361 str r3, [r2, #20]
- 51 0012 154B ldr r3, .L2
- 52 0014 5B69 ldr r3, [r3, #20]
- 53 0016 03F00103 and r3, r3, #1
- 54 001a 7B60 str r3, [r7, #4]
- 55 001c 7B68 ldr r3, [r7, #4]
- 56 .LBE2:
- 44:Core/Src/dma.c ****
- 45:Core/Src/dma.c **** /* DMA interrupt init */
- 46:Core/Src/dma.c **** /* DMA1_Channel2_IRQn interrupt configuration */
- 47:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
- 57 .loc 1 47 3
- 58 001e 0022 movs r2, #0
- 59 0020 0021 movs r1, #0
- 60 0022 0C20 movs r0, #12
- 61 0024 FFF7FEFF bl HAL_NVIC_SetPriority
- 48:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
- 62 .loc 1 48 3
- 63 0028 0C20 movs r0, #12
- 64 002a FFF7FEFF bl HAL_NVIC_EnableIRQ
- 49:Core/Src/dma.c **** /* DMA1_Channel3_IRQn interrupt configuration */
- 50:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
- 65 .loc 1 50 3
- ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 3
- 66 002e 0022 movs r2, #0
- 67 0030 0021 movs r1, #0
- 68 0032 0D20 movs r0, #13
- 69 0034 FFF7FEFF bl HAL_NVIC_SetPriority
- 51:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
- 70 .loc 1 51 3
- 71 0038 0D20 movs r0, #13
- 72 003a FFF7FEFF bl HAL_NVIC_EnableIRQ
- 52:Core/Src/dma.c **** /* DMA1_Channel6_IRQn interrupt configuration */
- 53:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
- 73 .loc 1 53 3
- 74 003e 0022 movs r2, #0
- 75 0040 0021 movs r1, #0
- 76 0042 1020 movs r0, #16
- 77 0044 FFF7FEFF bl HAL_NVIC_SetPriority
- 54:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
- 78 .loc 1 54 3
- 79 0048 1020 movs r0, #16
- 80 004a FFF7FEFF bl HAL_NVIC_EnableIRQ
- 55:Core/Src/dma.c **** /* DMA1_Channel7_IRQn interrupt configuration */
- 56:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
- 81 .loc 1 56 3
- 82 004e 0022 movs r2, #0
- 83 0050 0021 movs r1, #0
- 84 0052 1120 movs r0, #17
- 85 0054 FFF7FEFF bl HAL_NVIC_SetPriority
- 57:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
- 86 .loc 1 57 3
- 87 0058 1120 movs r0, #17
- 88 005a FFF7FEFF bl HAL_NVIC_EnableIRQ
- 58:Core/Src/dma.c ****
- 59:Core/Src/dma.c **** }
- 89 .loc 1 59 1
- 90 005e 00BF nop
- 91 0060 0837 adds r7, r7, #8
- 92 .LCFI3:
- 93 .cfi_def_cfa_offset 8
- 94 0062 BD46 mov sp, r7
- 95 .LCFI4:
- 96 .cfi_def_cfa_register 13
- 97 @ sp needed
- 98 0064 80BD pop {r7, pc}
- 99 .L3:
- 100 0066 00BF .align 2
- 101 .L2:
- 102 0068 00100240 .word 1073876992
- 103 .cfi_endproc
- 104 .LFE130:
- 106 .text
- 107 .Letext0:
- 108 .file 2 "d:\\arm-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
- 109 .file 3 "d:\\arm-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
- 110 .file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302xc.h"
- ARM GAS C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s page 4
- DEFINED SYMBOLS
- *ABS*:00000000 dma.c
- C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:20 .text.MX_DMA_Init:00000000 $t
- C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:26 .text.MX_DMA_Init:00000000 MX_DMA_Init
- C:\Users\zl835\AppData\Local\Temp\ccOaD1ad.s:102 .text.MX_DMA_Init:00000068 $d
- UNDEFINED SYMBOLS
- HAL_NVIC_SetPriority
- HAL_NVIC_EnableIRQ
|